This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

Search Results -

Terms	Documents
L3 same node	62

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:

L4		Refine Search
Recall Text	Clear	Interrupt

Search History

DATE: Tuesday, September 07, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=P	PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L4</u>	L3 same node	62	<u>L4</u>
<u>L3</u>	L1 same cache	371	<u>L3</u>
<u>L2</u>	L1 and cache	732	<u>L2</u>
<u>L1</u>	control\$4 same ((shared or common) near5 memory) same (multiprocessor or (multi adj1 processor))	1085	<u>L1</u>

Search Results -

Terms	Documents
L4	0

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

Database:



Search History

DATE: Tuesday, September 07, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=I	EPAB, JPAB, DWPI, TDBD; PLUR = YES; OP = OR		
<u>L5</u>	L4	0	<u>L5</u>
DB=I	PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L4</u>	L3 same node	62	<u>L4</u>
<u>L3</u>	L1 same cache	371	<u>L3</u>
<u>L2</u>	L1 and cache	732	<u>L2</u>
<u>L1</u>	control\$4 same ((shared or common) near5 memory) same (multiprocessor or (multi adj1 processor))	1085	<u>L1</u>

Search Results -

Terms	Documents
(700/5 709/213 709/214 709/251 710/305 710/317 710/300 710/62 710/4 710/72 711/141 711/148 711/120 712/14 712/211).ccls.	5746

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L6

Refine Search

Recall Text Clear

Interrupt

Search History

DATE: Tuesday, September 07, 2004 Printable Copy Create Case

Set Name Query side by side	<u>Hit</u> Count	Set Name result set
DB=PGPB, $USPT$, $USOC$; $PLUR=YES$; $OP=OR$		
<u>L6</u> 710/305,317,300,62,4,72;711/141,148,120;709/213,214,251;700/5;712/14,211.cc	ls. 5746	<u>L6</u>
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L5</u> L4	0	<u>L5</u>
DB=PGPB, $USPT$, $USOC$; $PLUR=YES$; $OP=OR$		
<u>L4</u> L3 same node	62	<u>L4</u>
<u>L3</u> L1 same cache	371	<u>L3</u>
<u>L2</u> L1 and cache	732	<u>L2</u>
control\$4 same ((shared or common) near5 memory) same (multiprocessor or (multi adj1 processor))	1085	<u>L1</u>

Search Results -

Terms	Documents
L4 and L6	29

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database

US OCR Full-Text Database

Database:

EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:



Refine Search

Recall Text 🔷


Clear


Interrupt

Search History

DATE: Tuesday, September 07, 2004 Printable Copy Create Case

Set Name Query side by side	Hit Count	Set Name result set
DB=PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L7</u> 14 and L6	29	<u>L7</u>
<u>L6</u> 710/305,317,300,62,4,72;711/141,148,120;709/213,214,251;700/5;712/14,211.ccl	s. 5746	<u>L6</u>
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L5</u> L4	0	<u>L5</u>
DB=PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L4</u> L3 same node	62	<u>L4</u>
<u>L3</u> L1 same cache	371	<u>L3</u>
<u>L2</u> L1 and cache	732	<u>L2</u>
control\$4 same ((shared or common) near5 memory) same (multiprocessor or (multi adj1 processor))	1085	<u>L1</u>







EEE HOME SEARC	HIEEE I SHOP I WEB ACCOUNT I CONTACT IEEE
	Welcome United States Patent and Trademark Office Welcome Welcome
	EEE Peer Review Quick Links
Welcome to IEEE Xplore	Your search matched 17 of 1069805 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance Descending order. Refine This Search:
O- Standards Search	Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard
O- By Author O- Basic O- Advanced Member Services O- Join IEEE O- Establish IEEE	 1 A. novel approach to reduce L2 miss latency in shared-memory multiprocessors Acacio, M.E.; Gonzalez, J.; Garcia, J.M.; Duato, J.; Parallel and Distributed Processing Symposium., Proceedings International, I 2002, Abstracts and CD-ROM, 15-19 April 2002 Pages:62 - 69
Web Account - Access the	[Abstract] [PDF Full-Text (319 KB)] IEEE CNF
IEEE Member Digital Library IEEE Enterprise O- Access the IEEE Enterprise File Cabinet	Soundararajan, V.; Heinrich, M.; Verghese, B.; Gharachorloo, K.; Gupta, A.; Hennessy, J.; Computer Architecture, 1998. Proceedings. The 25th Annual International
Print Format	[Abstract] [PDF Full-Text (80 KB)] IEEE CNF
	3 Architectural support for uniprocessor and multiprocessor active memory systems Kim, D.; Chaudhuri, M.; Heinrich, M.; Speight, E.; Computers, IEEE Transactions on , Volume: 53 , Issue: 3 , March 2004 Pages: 288 - 307
	[Abstract] [PDF Full-Text (1212 KB)] IEEE INL

4 The impact of negative acknowledgments in shared memory scienti applications

Mainak Chaudhuri; Heinrich, M.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 15 , Issue:

2 , Feb 2004 Pages:134 - 150

[Abstract] [PDF Full-Text (1831 KB)] IEEE JNL

5 Performance and configuration of hierarchical ring networks for multiprocessors

Hamacher, V.C.; Hong Jiang;

Parallel Processing, 1997., Proceedings of the 1997 International Conference on , 11-15 Aug. 1997

Pages: 257 - 265

[Abstract] [PDF Full-Text (944 KB)] IEEE CNF

6 Design trade-offs in high-throughput coherence controllers

Nguyen, A.-T.; Torrellas, J.;

Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceec 12th International Conference on , 27 Sept.-1 Oct. 2003

Pages:194 - 205

[Abstract] [PDF Full-Text (292 KB)] IEEE CNF

7 Coherent block data transfer in the FLASH multiprocessor

Heinlein, J.; Bosch, R.P., Jr.; Gharachorloo, K.; Rosenblum, M.; Gupta, A.; Parallel Processing Symposium, 1997. Proceedings., 11th International, 1-5, 1997

Pages:18 - 27

[Abstract] [PDF Full-Text (1188 KB)] IEEE CNF

8 SOME-Bus-NOW: a Network of Wrkstations with broadcast

Katsinis, C.; Hecht, D.;

Network Computing and Applications, 2003. NCA 2003. Second IEEE Internat Symposium on , 16-18 April 2003

Pages:113 - 120

[Abstract] [PDF Full-Text (602 KB)] IEEE CNF

9 Coherence controller architectures for scalable shared-memory multiprocessors

Michael, M.M.; Nanda, A.K.; Beng-Hong Lim;

Computers, IEEE Transactions on , Volume: 48 , Issue: 2 , Feb. 1999

Pages: 245 - 255

[Abstract] [PDF Full-Text (864 KB)] IEEE JNL

10 Toward a cost-effective DSM organization that exploits processormemory integration

Torrellas, J.; Liuxi Yang; Nguyen, A.-T.;

High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth

International Symposium on , 8-12 Jan. 2000

Pages:15 - 25

[Abstract] [PDF Full-Text (368 KB)] **IEEE CNF**

11 PRISM-a design for scalable shared memory

Kattamuri, E.; Beng-Hong Lim; Pattnaik, P.; Snir, M.;

Innovative Architecture for Future Generation High-Performance Processors a Systems, 1997, 22-24 Oct. 1997

Pages:29

[PDF Full-Text (76 KB)] [Abstract]

12 The effect of limited network bandwidth and its utilization by laten hiding techniques in large-scale shared memory systems

Sunil Kim; Veidenbaum, A.V.;

Parallel Architectures and Compilation Techniques., 1997. Proceedings. 1997 International Conference on , 10-14 Nov. 1997

Pages:40 - 51

[PDF Full-Text (1284 KB)] **IEEE CNF** [Abstract]

13 Hardware versus software implementation of COMA

Moga, A.; Gefflaut, A.; Dubois, M.;

Parallel Processing, 1997., Proceedings of the 1997 International Conference

on, 11-15 Aug. 1997

Pages: 248 - 256

[PDF Full-Text (972 KB)] **IEEE CNF**

14 Performance evaluation of a WDMA OIDSM multiprocessors

I-Shyan Hwang;

Parallel and Distributed Systems, 1996. Proceedings., 1996 International

Conference on , 3-6 June 1996

Pages:162 - 168

[PDF Full-Text (556 KB)] [Abstract] **IEEE CNF**

15 TWIN: a parallel scheme for a production system featuring both co and data parallelism

Yukawa, T.; Ishikawa, T.; Kikuchi, H.; Matsuzawa, K.;

Artificial Intelligence for Applications, 1991. Proceedings., Seventh IEEE Confi on, Volume: i, 24-28 Feb. 1991

Pages:64 - 70

[Abstract] [PDF Full-Text (500 KB)] **IEEE CNF**

1 2 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

EEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Conferences Publications/Services Standards **ン**が Membership

United States Patent and Trademark Office Welcome

Quick Links

Careers/Jobs

IEEE Xplore®

1 Million Documents
1 Million Users

» ABSTRACT PLUS

Welcome to IEEE Xplore

FAQ Terms IEEE Peer Review

→ Home

Search Results [PDF FULL-TEXT 1212 KB]

Request Fermissions

PREV NEXT DOWNLOAD CITATION

→ What Can | Access?

O-Log-out

Tables of Contents

O- Journals & Magazines

Proceedings O- Conference

O- Standards

P By Author

> Advanced

O-Basic

Member Services

→ Join IEEE

IEEE Member O- Access the

IEE Emerprise File Cabinet Access the

Ch Establish IEEE Web Account Digital Library

Date antonimise

Architectural support for uniprocessor and multiprocessor Speight, E. active memory systems Kim, D. Chaudhuri, M. Heinrich, M.

Comput. Syst. Lab., Cornell Univ., Ithaca, NY, USA

This paper appears in: Computers, IEEE Transactions on

Publication Date: March 2004

On page(s): 288 - 307 Volume: 53, Issue: 3

ISSN: 0018-9340

inspec Accession Number: 8004231

Abstract:

We introduce an architectural approach to improve memory system performance in both active memory controller backed by specialized cache coherence protocols that permit significant performance improvement across a spectrum of machine configurations, from coherence problems since the processor is allowed to refer to the same data via more uniprocessor and **multiprocessor** systems. The architectural innovation is a flexible patterns of applications to enhance their cache performance. However, they create uniprocessors through single-node multiprocessors (SMPs) to distributed shared the transparent use of address remapping techniques. The resulting system shows memory clusters (DSMs). Address remapping techniques exploit the data access

ch b e ch مع e eee eee

모

þ

þe

ပ

þ

o C

eee

Print Format

cache coherence protocol so that our techniques work transparently to efficiently support we present a new approach to solve the coherence problem. We leverage and extend the extensions to support our active memory techniques and present simulation results that uniprocessor, SMP and DSM active memory systems. We detail the coherence protocol than one address. While most active memory implementations require cache flushes, medium-scale SMP and DSM multiprocessors, allowing some parallel applications to microbenchmarks. We also show remarkable performance improvement on small to continue to scale long after their performance levels off on normal systems. show uniprocessor speedup from 1.3 to 7.6 on a range of applications and

Index Terms:

coherence protocol data access pattern distributed shared memory cluster machine configuration multiprocessor system single-node multiprocessor cache DSM memory architecture protocols SMP active memory controller address remapping technique architectural support cache storage distributed shared memory systems spectrum memory system performance uniprocessor system

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 1212 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

Ч

þ

O

ပ

eee

EEE HOME I SEARCH IEEE, I SHOP I WEB ACCOUNT | CONTACT IEEE

United States Patent and Trademark Office Publications/Services Standards Membership

Welcome





Velcame to IEEE X*plare* FAQ Terms

IEEE Peer Review

Quick Links

Search Results [PDF FULL-TEXT 319 KB] NEXT DOWNLOAD CITATION

I EEE Xpfore[®]
1 Million Documents 1 Million Documents

» ABSTRACT PLUS

- What Can I Access? C- Log-out → Home

REQUEST Permissions RIGHTS LINK

Tables of Contents

O- Journals & Magazines

Conference

Proceedings > Standards

→ By Author > Basic

→ Advanced

Member Services

Fistablish IEEE Web Account → Join IEEE

Digital Library **IEEE Member** O- Access the

IEEE Enterprise EEE Enterprise O- Access the

File Cabinet

6

A. novel approach to reduce L2 miss latency in shared-

Duato, J. memory multiprocessors Gonzalez, J. Garcia, J.M. Acacio, M.E.

Dpto. Ing. y Tecnologia de Computadores, Murcia Univ., Spain;

This paper appears in: Parallel and Distributed Processing Symposium.,

Proceedings International, IPDPS 2002, Abstracts and CD-ROM

Meeting Date: 04/15/2002 - 04/19/2002

Publication Date: 15-19 April 2002

-ocation: Ft. Lauderdale, FL USA

On page(s): 62 - 69

Reference Cited: 16

Number of Pages: CD-ROM

Inspec Accession Number: 7342351

Abstract:

scale, presenting a novel node architecture aimed at reducing the long L2 miss latencies and the memory overhead of using directories that characterize cc-NUMA machines and components inside the processor chip, such as the memory controller, the coherence imit their scalability. Our proposal replaces the traditional directory with a novel threehardware and the network interface/router. In this work we exploit such integration Recent technology improvements allow multiprocessor designers to put some key

Print Format

level directory architecture and adds a small **shared** data **cache** to each of the **nodes** of the L2 misses, according to the actions performed by the directory to satisfy them is also shared data cache are integrated into the processor chip in every node. A taxonomy of reductions (more than 60% in some cases). These important improvements translate a multiprocessor system. Due to their small size, the first-level directory and the presented. Using execution-driven simulations, we show significant L2 miss latency into reductions of more than 30% in the application execution time in some cases

Index Terms:

shared L2 miss execution-driven simulations memory controller memory overhead network interface node architecture scalability performance evaluation shared memory systems data cache shared-memory multiprocessors three-level directory architecture latency reduction cc-NUMA machines coherence hardware cache storage parallel architectures

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 319 KB] NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

O

O

ပ

þe

þe

þ

ပ

م.

ch

g e ch

eee

eee

First Hit

Previous Doc

Next Doc Go to Doc#

Generate Collection

Print

L7: Entry 5 of 29

File: PGPB

Feb 19, 2004

PGPUB-DOCUMENT-NUMBER: 20040034747

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040034747 A1

TITLE: Scalable cache coherent distributed shared memory processing system

PUBLICATION-DATE: February 19, 2004

INVENTOR-INFORMATION:

NAME

CITY

STATE

RULE-47

Rowlands, Joseph B.

Santa Clara

CA

COUNTRY US

) HE-41

Gulati, Manu

Santa Clara

CA

US

APPL-NO: 10/ 356321 [PALM]
DATE FILED: January 31, 2003

RELATED-US-APPL-DATA:

Application is a non-provisional-of-provisional application 60/380740, filed May 15, 2002,

Application is a non-provisional-of-provisional application 60/419033, filed October 16, 2002,

INT-CL: [07] G06 F 12/08

US-CL-PUBLISHED: 711/148; 711/119, 711/144, 711/145 US-CL-CURRENT: 711/148; 711/119, 711/144, 711/145

REPRESENTATIVE-FIGURES: 14

ABSTRACT:

A packetized I/O link such as the HyperTransport protocol is adapted to transport memory coherency transactions over the link to support cache coherency in distributed shared memory systems. The I/O link protocol is adapted to include additional virtual channels that can carry command packets for coherency transactions over the link in a format that is acceptable to the I/O protocol. The coherency transactions support cache coherency between processing nodes interconnected by the link. Each processing node may include processing resources that themselves share memory, such as symmetrical multiprocessor configuration. In this case, coherency will have to be maintained both at the intranode level as well as the internode level. A remote line directory is maintained by each processing node so that it can track the state and location of all of the lines from its local memory that have been provided to other remote nodes. A node controller initiates transactions over the link in response to local transactions initiated within itself, and initiates transactions over the link based on local transactions initiated within itself. Flow control is provided for each of the coherency virtual channels either by software through credits or through a buffer free command packet that is sent to a source $\underline{\text{node}}$ by a target $\underline{\text{node}}$ indicating the availability of virtual channel buffering for that channel.

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] The present application claims priority under 35 U.S.C. 119(e) to the following applications, each of which is incorporated herein for all purposes:

[0002] (1) provisional patent application entitled SYSTEM ON A CHIP FOR NETWORKING, having an application No. 60/380,740, and a filing date of May 15, 2002; and

[0003] (2) provisional patent application having the same title as above, having an application No. 60/419,033, and a filing date of Oct. 16, 2002.

Previous Doc Next Doc Go to Doc#

First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

L7: Entry 14 of 29

File: PGPB

Print

Jun 28, 2001

PGPUB-DOCUMENT-NUMBER: 20010005873 PGPUB-FILING-TYPE: new-utility

DOCUMENT-IDENTIFIER: US 20010005873 A1

TITLE: Shared memory multiprocessor performing cache coherence control and node

controller therefor

PUBLICATION-DATE: June 28, 2001

INVENTOR-INFORMATION:

NAME STATE COUNTRY CITY RULE-47 Yasuda, Yoshiko JP Tokorozawa Hamanaka, Naoki Tokyo JP Shonai, Toru JΡ Hachioji Akashi, Hideya Kunitachi JΡ Tsushima, Yuji Kokubunji JP Uehara, Keitaro Kokubunji JΡ

ASSIGNEE-INFORMATION:

NAME

CITY

STATE

COUNTRY

TYPE CODE

Hitachi, Ltd.

03

APPL-NO: 09/ 740816 [PALM]
DATE FILED: December 21, 2000

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY

APPL-NO

DOC-ID

APPL-DATE

JΡ

11-366235

1999JP-11-366235

December 24, 1999

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{13/00}$, $\underline{G06}$ \underline{F} $\underline{13/38}$

US-CL-PUBLISHED: 710/129 US-CL-CURRENT: 710/305

REPRESENTATIVE-FIGURES: 1

ABSTRACT:

Each node includes a node controller for decoding the control information and the address information for the access request issued by a processor or an I/O device, generating, based on the result of decoding, the cache coherence control information indicating whether the cache coherence control is required or not, the node information and the unit information for the transfer destination, and adding these information to the access request. An intra-node connection circuit for

connecting the units in the node controller holds the cache coherence control information, the node information and the unit information added to the access request. When the cache coherence control information indicates that the cache coherence control is not required and the node information indicates the local node, then the intra-node connection circuit transfers the access request not to the inter-node connection circuit interconnecting the nodes but directly to the unit designated by the unit information.

Previous Doc Next Doc Go to Doc#

First Hit Fwd Refs

Previous Doc

Next Doc

Go to Doc#

Generate Collection Print

L7: Entry 21 of 29

File: USPT

Oct 21, 2003

US-PAT-NO: 6636926

DOCUMENT-IDENTIFIER: US 6636926 B2

TITLE: Shared memory multiprocessor performing cache coherence control and node

controller therefor

DATE-ISSUED: October 21, 2003

INVENTOR-INFORMATION:

NAME ZIP CODE CITY STATE COUNTRY Yasuda; Yoshiko Tokorozawa JΡ Hamanaka; Naoki Tokyo JΡ Shonai; Toru JΡ Hachioji JΡ Akashi; Hideya Kunitachi Tsushima; Yuji Kokubunji JP Uehara; Keitaro Kokubunji JΡ

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

JΡ 03 Hitachi, Ltd. Tokyo

APPL-NO: 09/ 740816 [PALM] DATE FILED: December 21, 2000

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO

APPL-DATE

JΡ

11-366235

December 24, 1999

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{13}/\underline{00}$, $\underline{G06}$ \underline{F} $\underline{15}/\underline{167}$

US-CL-ISSUED: 710/305; 710/317, 711/141, 709/213, 700/5 US-CL-CURRENT: 710/305; 700/5, 709/213, 710/317, 711/141

FIELD-OF-SEARCH: 710/305, 710/317, 710/300, 710/62, 710/4, 710/72, 711/141,

711/148, 711/120, 709/213, 709/214, 709/251, 700/5, 712/14, 712/211

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO

ISSUE-DATE

PATENTEE-NAME

US-CL

4747043 May 1988 Rodman П 6011791 January 2000 Okada et al. July 2000 Sasaki et al. 6092173 Venkitakrishnan et al. April 2002 П <u>637</u>8029 6466825 October 2002 Wang et al.

OTHER PUBLICATIONS

"RISC System/6000SMP System," 1995 Comcon95 Proceedings, pp. 102-109. "Starfire: Extending the SMP Envelope," 1998 Micro Jan./Feb. pp. 39-49.

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ABSTRACT:

Each node includes a node controller for decoding the control information and the address information for the access request issued by a processor or an I/O device, generating, based on the result of decoding, the cache coherence control information indicating whether the cache coherence control is required or not, the node information and the unit information for the transfer destination, and adding these information to the access request. An intra-node connection circuit for connecting the units in the node controller holds the cache coherence control information, the node information and the unit information added to the access request. When the cache coherence control information indicates that the cache coherence control is not required and the node information indicates the local node, then the intra-node connection circuit transfers the access request not to the inter-node connection circuit interconnecting the nodes but directly to the unit designated by the unit information.

19 Claims, 16 Drawing figures

Previous Doc Next Doc Go to Doc#

First Hit Fwd Refs

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L7: Entry 23 of 29

File: USPT

Apr 8, 2003

US-PAT-NO: 6546471

DOCUMENT-IDENTIFIER: US 6546471 B1

TITLE: Shared memory multiprocessor performing cache coherency

DATE-ISSUED: April 8, 2003

INVENTOR-INFORMATION:

NAME STATE ZIP CODE CITY COUNTRY Tarui; Toshiaki Sagamihara JP Okazawa; Koichi JΡ Ebina JΡ Okada; Yasuyuki Yamato Shonai; Toru Kodaira JP Okochi; Toshio Kokubunji JΡ Akashi; Hideya Hachiouji JΡ

ASSIGNEE-INFORMATION:

NAME STATE ZIP CODE COUNTRY TYPE CODE CITY

Hitachi, Ltd. JΡ 03 Tokyo

APPL-NO: 09/ 506810 [PALM] DATE FILED: February 18, 2000

PARENT-CASE:

This is a continuation application of U.S. Ser. No. 09/030,957, filed Feb. 26, 1998, now U.S. Pat. No. 6,088,770.

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY

APPL-NO

APPL-DATE

JΡ

9-059914

February 27, 1997

INT-CL: $[07] \underline{G06} \underline{F} \underline{13/14}$

US-CL-ISSUED: 711/148; 711/141, 711/147, 711/149, 711/169 US-CL-CURRENT: 711/148; 711/141, 711/147, 711/149, 711/169

FIELD-OF-SEARCH: 711/100, 711/113, 711/118, 711/119, 711/133-135, 711/141-149, 711/169, 711/206, 709/200, 709/201, 709/213, 709/218, 364/131

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Clear Search Selected Search ALL

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
	4985825	January 1991	Webb, Jr. et al.	711/169
	<u>5117350</u>	May 1992	Parrish et al.	711/1
	5710907	January 1998	Hagersten et al.	711/148
П	5829034	October 1998	Hagersten et al.	711/141
	5890189	March 1999	Nozue et al.	711/100
	5956754	September 1999	Kimmel	711/206
	6456628	September 2002	Greim et al.	370/466

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO	PUBN-DATE	COUNTRY	US-CL
08-320828	March 1996	JP	
09-022381	January 1997	JP	

OTHER PUBLICATIONS

ART-UNIT: 2187

PRIMARY-EXAMINER: Nguyen; T. V.

ATTY-AGENT-FIRM: Mattingly, Stanger & Malur, P.C.

ABSTRACT:

A shared memory multiprocessor (SMP) has efficient access to a main memory included in a particular node and a management of partitions that include the nodes. In correspondence with each page of main memory included in a node, a bit stored in a register indicates if the page has been accessed from any other node. In a case where the bit is "0", a cache coherent command to be sent to the other nodes is not transmitted. The bit is reset by software at the time of initialization and memory allocation, and it is set by hardware when the page of the main memory is accessed from any other node. In a case where the interior of an SMP is divided into partitions, the main memory of each node is divided into local and shared areas, for which respectively separate addresses can be designated. In each node, the configuration information items of the shared area and the local area are stored in registers. The command of access to the shared area is multicast to all of the nodes, whereas the command is multicast only to the nodes within the corresponding

[&]quot;Evolved System Architecture", Sun World, Jan. 1996, pp. 29-32.

[&]quot;The Stanford Flash Multiprocessor", (The 21st Annual International Symposium on Computer Architecture, Apr. 18-21, 1994, Chicago, Illinois, pp. 302-313.
"Hive: Fault Containment for Shared-Memory Multiprocessors" (15th ACM Symposium on

[&]quot;Hive: Fault Containment for Shared-Memory Multiprocessors" (15th ACM Symposium on Operating Systems Principles, Dec. 3-6, 1995, Copper Mountain Resort, Colorado, pp. 12-25.

[&]quot;DDM-A Cache-Only Memory Architecture", Computer, Sep. 1992, vol. 25, pp. 44-54. "Cache coherent shared memory hypercube", Parallel and Distributed Processing, 1992. Proceedings of the 4th IEEE Symposium, Dec. 1-4 1992, pp. 515-520. "Software Cachingon cache-coherent multiprocessors", Parallel and Distributed Processing, 1992. Proceedings of the 4th IEEE Symposium, Dec. 1-4 1992, pp. 521-526.

partition when the local area is accessed.

4 Claims, 20 Drawing figures

Previous Doc Next Doc Go to Doc#

